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Distributed Prognostics and Health Management With a
Wireless Network Architecture
Distributed architectures prevent total system failure during emergencies, allowing parts of the
system to continue to function, and making overall system recovery faster.
Ames Research Center, Moffett Field, California
A heterogeneous set of system compo-
nents monitored by a varied suite of sen-
sors and a particle-filtering (PF) frame-
work, with the power and the flexibility
to adapt to the different diagnostic and
prognostic needs, has been developed.
Both the diagnostic and prognostic tasks
are formulated as a particle-filtering
problem in order to explicitly represent
and manage uncertainties in state esti-
mation and remaining life estimation.
Current state-of-the-art prognostic
health management (PHM) systems are
mostly centralized in nature, where all
the processing is reliant on a single
processor. This can lead to a loss in func-
tionality in case of a crash of the central
processor or monitor. Furthermore, with
increases in the volume of sensor data as
well as the complexity of algorithms, tra-
ditional centralized systems become —
for a number of reasons —  somewhat
ungainly for successful deployment, and
efficient distributed architectures can be
more beneficial.
The distributed health management
architecture is comprised of a network
of smart sensor devices. These devices
monitor the health of various subsys-
tems or modules. They perform diag-
nostics operations and trigger prognos-
tics operations based on user-defined
thresholds and rules. The sensor de-
vices, called computing elements
(CEs), consist of a sensor, or set of sen-
sors, and a communication device (i.e.,
a wireless transceiver beside an embed-
ded processing element). The CE runs
in either a diagnostic or prognostic op-
erating mode. The diagnostic mode is
the default mode where a CE monitors
a given subsystem or component
through a low-weight diagnostic algo-
rithm. If a CE detects a critical condi-
tion during monitoring, it raises a flag.
Depending on availability of resources,
a networked local cluster of CEs is
formed that then carries out prognos-
tics and fault mitigation by efficient dis-
tribution of the tasks. It should be
noted that the CEs are expected not to
suspend their previous tasks in the
prognostic mode. When the prognos-
tics task is over, and after appropriate
actions have been taken, all CEs return
to their original default configuration.
Wireless technology-based implemen-
tation would ensure more flexibility in
terms of sensor placement. It would also
allow more sensors to be deployed be-
cause the overhead related to weights of
wired systems is not present. Distributed
architectures are furthermore generally
robust with regard to recovery from
node failures. 
This work was done by Kai Goebel of Ames
Research Center, and Sankalita Saha and
Bhaskar Sha of Mission Critical Technolo-
gies, Inc.
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vides methods of evaluating the signifi-
cance of BER (bit error rate) test results as
well as techniques to characterize imbal-
ances due to inter-symbol interference or
inter-channel interference. Techniques
employed in the SDA provide a means to
statistically characterize receiver perform-
ance efficiently using a minimum of accu-
mulated test results with a definable level
of error. These advanced techniques have
broad application to other fields that rely
on evaluation of binomial experiments
(pass/fail, true/false, go/no-go), and
allow evaluators to extract more informa-
tion from fewer trials.
This work was done by Glen Steele,
Chatwin Lansdowne, Joan Zucha, and Adam
Schlesinger of Johnson Space Center. For fur-
ther information, contact the JSC Innovation
Partnerships Office at (281) 483-3809.  
This invention is owned by NASA, and a
patent application has been filed. Inquiries
concerning nonexclusive or exclusive license
for its commercial development should be ad-
dressed to the Patent Counsel, Johnson Space
Center, (281) 483-1003. Refer to MSC-
24798-1.
Minimal Power Latch for Single-Slope ADCs 
A CMOS implementation for remote sensing applications results in further reduction of power
consumption and noise.
NASA’s Jet Propulsion Laboratory, Pasadena, California
Column-parallel analog-to-digital con-
verters (ADCs) for imagers involve si-
multaneous operation of many ADCs.
Single-slope ADCs are well adapted to
this use because of their simplicity. Each
ADC contains a comparator, comparing
its input signal level to an increasing ref-
erence signal (ramp). When the ramp is
equal to the input, the comparator trig-
gers a latch that captures an encoded
counter value (code). Knowing the cap-
tured code, the ramp value and hence
the input signal are determined. In a
column-parallel ADC, each column con-
tains only the comparator and the
latches; the ramp and code generation
are shared. 
In conventional latch or flip-flop cir-
cuits, there is an input stage that tracks
the input signal, and this stage con-
sumes switching current every time the
input changes. With many columns,
many bits, and high code rates, this
switching current can be substantial. It
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will also generate noise that may corrupt
the analog signals. A latch was designed
that does not track the input, and con-
sumes power only at the instant of latch-
ing the data value. 
The circuit consists of two S-R (set-
reset) latches, gated by the comparator.
One is set by high data values and the
other by low data values. The latches are
cross-coupled so that the first one to set
blocks the other. In order that the input
data not need an inversion, which
would consume power, the two latches
are made in complementary polarity.
This requires complementary gates
from the comparator, instead of com-
plementary data values, but the com-
parator only triggers once per conver-
sion, and usually has complementary
outputs to begin with. 
An efficient CMOS (complementary
metal oxide semiconductor) implemen-
tation of this circuit is shown in the fig-
ure, where C is the comparator output,
D is the data (code), and Q0 and Q1 are
the outputs indicating the capture of a
zero or one value. The latch for Q0 has a
negative-true set signal and output, and
is implemented using OR-AND-INVERT
logic, while the latch for Q1 uses posi-
tive-true signals and is implemented
using AND-OR-INVERT logic. In this im-
plementation, both latches are cleared
when the comparator is reset. Two re-
dundant transistors are removed from
the reset side of each latch, making for a
compact layout. 
CMOS imagers with column-parallel
ADCs have demonstrated high per-
formance for remote sensing applica-
tions. With this latch circuit, the power
consumption and noise can be further
reduced. This innovation can be used
in CMOS imagers and very-low-power
electronics.
This work was done by Bruce R. Hancock of
Caltech for NASA’s Jet Propulsion Laboratory.
Further information is contained in a TSP
(see page 1).
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An implementation of the Minimal Power Latch using complex logic gates.
